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Abstract 
In this paper, the justification in plesiochronous digital networks is outlined. The 
branching processes model for evaluating the performances of random justified time slot streams 
is proposed. This allows to compute a probability distribution of series of justified time slots in 
the digital information streams. Justification jitter analysis is presented. 
The problem of justification of digital information streams and switching 
processes appears in the design and planning of digital networks based on 
digital transmission systems and digital switching centers (DSC). The same 
problem is emerging in packet switching circuits with continuous digital 
streams to save on the carrying capacity of communication lines. 
In numerous scientific works the problem of justification was related only 
c to asynchronous multiplexing [1, 2J. In a justification scheme of multiplexer, 
time slots in the outgoing multiplexed signal will become available at a rate 
exceeding that of the incoming data, so that the tributary signal will tend to lag. 
At some stage the mUltiplexer will decide that this lag has become large enough 
to require justification; at this point a message will be sent to the receiving 
terminal to inform it of this decision, and the next assigned time slot will be 
justified. The receiving terminal will then delete justified time slot from the 
signal. It is purposive to carry out the analysis of justification in plesiochronous 
digital networks [4]. It should be noted that in plesiochronous digital networks 
the special features of justification are related with multiinserting and 
multiremoving justified time slots. If the information transmitting route is 
accidental and the switching rates of different DSC are independent even if they 
are approximately equal, the justified time slots stream is random. This paper 
deals with the analysis of justification in plesiochronous digital networks. The 
,. Scientific research carried out in the Institute of Communication Electronics, Technical 
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branching processes model for the evaluation of the performances of random 
justified time slots streams is used. This allows to compute a justified time slots 
distribution in the digital information streams. In addition, justification jitter 
analysis is presented. But for the sake of simplicity waiting-time jitter and 
communication lines jitter are not taken into account in this paper. 
Regulation of justification 
Consider the following network model: 
1. The network topology is free 
2. Network contains N DSC numbered from 1 to N and M sources of 
digital information numbered from 1 to M 
3. The clock period of each link of a DSC is driven by the DSC clock 
generator. 
Let us denote by (j l' ... , (jN the clock periods of DSC and by L1 j , ••• , L1 At 
the clock periods of digital information sources. To avoid losses of information 
the data transmission rate from every source must be lower than the carrying 
capacity of interswitching centre links. This restriction can be written by 
i=l,N; j=l,M. (1) 
Suppose that the traffic of the jth information source comes to the ith 
DSC. Let us denote by mi the mth clock period of ith DSC, by mj(kJ the mth 
information bit ofjth information source before kith justified time slot, by [J the 
number of clock periods of one justified time slot. The kith justified time 
occurs after mj(ki)th information bit, if 
(2) 
If condition (2) is satisfied, then the kith justified time slot will be inserted 
into the outgoing digital stream after miki)+(ki-l)[Jth clock period of ith 
DSC. Geometric representation of justification is shown in Fig. 1. In the 
following, i + 1 th, DSC additional justified time slots will be inserted, if 
(3) 
or some justified time slots inserted at the first DSC will be eliminated, if 
(4) 
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Fig. 1. Geometric representation of justification at ith DSC 
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It follows that the rth additional justified time slot will be inserted into the 
information pulse stream of the jth source at the i + 1 th DSC after the m / (r)th 
information bit, if 
(5) 
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or ajustified time slot inserted at the ith DSC will be eliminated for the sth time 
ff ' 
(6) 
Under these conditions the Isth justified time slot will be eliminated, if 
(7) 
If condition (3) holds for the following pairs of DSC, additional justified 
time slots would be inserted at every DSC and justification rate will grow. Ifwe 
assume that condition (4) holds for the following pairs of DSC some justified 
time slots will be eliminated and justification rate will be lower. If the 
information transmitting route is accidental, the satisfaction of one of the two 
conditions (3) or (4) will be accidental and the justified time slots stream will be 
accidental. 
Model of the random justified time slots stream 
Consider digital information stream, which is transmitted via a chain of 
DSC's. We have to determine the justified time slots distribution at each DSC. 
At the first DSC justified time slots will be inserted at the moments m 1 (k;), 
k j = 1, 2, ... , described by (2). In terms of the random branching processes [5J 
these time slots can be called first generation ones. At the second DSC in the 
digital information stream the second generation of justified time slots will 
appear. Thus in the digital information stream at the nth DSC the nth 
generation of justified time slots will be present. During transmission of digital 
information streams from the first to the second DSC being accidental 
transmitting route and accidental clock intervals, for every justified time slot of 
the first generation with probabilities P 2(k), k = 0, 1,2, ... will be k justified time 
slots of the second generation. If we assume that these probabilities are 
identical for all generations of justified time slots we have a random branching 
process. 
The above mentioned assumption cannot be exactly satisfied for justified 
time slots streams in plesiochronous digital networks. Taking into account, 
however, that: 
(i) the maximal possible number of justified time slots increases together 
with the number of transit DSC, 
(ii) clock intervals are independent, 
(iii) the probability of inserting additional justified time slots depends 
only on the difference of the clock periods of the nth and n + 1 th DSC's allows 
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us to use a model of branching processes with an accuracy sufficient for 
practical purposes. By this model the location of justified time slots will be 
denoted by the set of time slots t 1, t 2" .. , and so the justified time slots stream 
at the nth DSC can be described by the moment-generating functional 
~(s)=1C~ + f f· .. f1CZ(t~, . .. , tZ)e-S(l7)-··.-S(Ir:)dt~ . . . dtZ (8) 
k=1 
where 
1CZ(t~, .. . , tZ)dt~ . . . dtZ (9) 
is the probability ofthe appearance of k justified time slots in the intervals (t/', t/, 
+ dt/,), 1= 1, k at the nth DSC; 1C~ - the probability of no justified time slots, s(t) 
- anon-negative function. If the time slots t l' t 2 ,. .. are independent of 
location of justified time slots at the first DSC the probability density 
1C~(t~, . .. , t~) can be represented by 
k 
1Ck(t~, . .. , tZ) = P n(k) n v~(t) (10) 
m=1 
where P n(k) denotes the probability of the appearance of k justified time slots at 
the nth DSC and v~(t)dt denotes the probability of the appearance of justified 
time slot in (t, t+dt). The numerical values of Pn(k) can be calculated by 
(11) 
where An(k) is a coefficient at t of the probability generating function, given by 
the following relation 
f(s) is a probability generating function of the second generation 
f(s) = f2(S) = P2(0)+P 2(1)s+P 2(2)s2 + ... , (13) 
s is a complex variable. Note that function f(s) can be obtained by integration 
of(8) with e -5(1), k = 0, 1,2 .... Probabilities P 2(k) for k = 0, 1,2 can be expressed 
as 
X '" 
P2(0)= L1 ~6 f f (6 1 -62)W,,(61)W,,(62)d62d61 
-00 -00 
ro el2 
P2(2)= L1~6 f f (62-61)W,,(62)W,,(61)d61d62 (14) 
-co -00 
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where L1 and () represent the average of clock periods of sources and DSC's, 
respectively, and Wo is the probability density of DSC clock period. 
The averages L1 and () in (14) permit us to obtain the average 
characteristics of justified time slots traffic in the average time interval between 
justified time slots. In many cases, the accuracy and stability of DSC clock 
intervals are higher than the accuracy and stability of source clock intervals. To 
take into account this fact we can state that at each DSC at most one additional 
justified time slot can be inserted into the digital information stream, i.e. Pn(k) 
#0 ifO::::;k::::;n and Pn(k)=O otherwise. Thus, in (11) k=O, 11 and factors qn can 
be obtained by the normalizing condition 
qn=-n--- (15) 
I An(k) 
k=O 
Table 1 
Probability distribution of a number of justified time slots in average time interval between two 
justified time slots 
0 0.092552 0.168899 0.232831 0.287298 0.334303 0.375312 
0.814896 0.678554 0.573979 0.492377 0.427368 0.374679 
2 0.092552 0.138575 0.159786 0.167540 0.167853 0.164056 
60"J 3 0.013972 0.029205 0.042018 0.051733 0.058630 4 0.004199 0.009065 0.014292 0.019229 
5 0.001702 0.003605 0.005898 
6 0.000846 0.001718 
7 0.000478 
0 0.040291 0.077406 0.111699 0.143490 0.173051 0.200607 
0.919418 0.848370 0.785264 0.729044 0.678721 0.633484 
2 0.040291 0.071239 0.094935 0.112982 0.126600 0.136725 
14uJ 
3 0.002985 0.007633 0.013094 0.018826 0.024497 
4 0.000469 0.001282 0.002476 0.003986 
5 0.000108 0.000294 0.000603 
6 0.000032 0.000086 
7 0.000012 
0 0.025632 0.049968 0.073102 0.095123 0.116110 0.136136 
1 0.948736 0.901361 0.857452 0.816706 0.778821 0.743531 
2 0.025632 0.047424 0.065938 0.081650 0.094959 0.106204 
220". 3 0.001247 0.003377 0.006115 0.009250 0.012621 4 0.000131 0.000385 0.000794 0.001358 
5 0.000021 0.000062 0.000136 
6 0.000004 0.000013 
7 0.000001 
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As an example, in Table 1 calculated values of probabilities are 
represented when average values of differences between information sources 
and DSC clock intervals are ,1 - 6 = 60-", ,1 - 6 = 140-" and ,1 - 6 = 220-", where 
0-" is the standard deviation of a Gaussian random variable representing DSC 
clock intervals. 
Probability distribution v~(t) in (10) represents relative detuning of 
,1-6 
sources and DSC clock intervals v~(t) = R = 6 . It follows that the average 
number of clock periods between series of k justified time slots at the jth DSC is 
given by 
(16) 
As an example in Fig. 2 numerical values of N 4(k) are shown as a function 
of R when ,1 - 6 = 220-" and ,1 - 6 = 60-", f3 = 1, probability density' of tlack 
intervals is Gaussian. These results may be used for determining parameters of 
jitter filtering equipments. 
For designing of justification jitter filtering equipments of digital 
networks it is also very important to know the distribution ofjustificationjitter 
caused by multiinserting and multiremovingjustified time slots. To obtain this 
distribution is difficult because the insertion of justified time slots is a non-
linear algorithm. The second difficulty lies in the representation of justification 
process which consists of an infinite set of separate justification realization, i.e. 
the process under consideration is not ergodic. However, a sufficiently good 
representation can be obtained under the assumption that the distribution of 
phase difference between input and output clock periods of every DSC is 
independent of the number of DSC's in the information transmitting route and 
-L-S=22D~ 
--- ",-5=5°0 
Fig. 2. Average number of clock periods between series of justified time slots 
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has a uniform distribution [6]. In this case the probability density of 
justification jitter in a DSC may be represented as a convolution of phase 
difference probability density 
Wo1(z)= If W,jcp(t/!)Wo1_1(Z-t/!)dt/! (17) 
o 
where I is a number of DSC's in the information transmitting way. When I 
approaches 00 jitter distribution law approaches the Gaussian one. 
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